Power MOSFET 24 V, 110 A, N–Channel DPAK

Features

- Planar HD3e Process for Fast Switching Performance
- Low R_{DS(on)} to Minimize Conduction Loss
- Low C_{iss} to Minimize Driver Loss
- Low Gate Charge
- Optimized for High Side Switching Requirements in High-Efficiency DC-DC Converters
- AEC Q101 Qualified STD110N02R
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	24	V
Gate-to-Source Voltage - Continuous	V _{GS}	±20	V
Thermal Resistance – Junction-to-Case Total Power Dissipation @ T _C = 25°C Drain Current	$R_{ extsf{ heta}JC}$ P_D	1.35 110	°C/W W
 Continuous @ T_C = 25°C, Chip Continuous @ T_C = 25°C Limited by Package 	I _D I _D	110 110	A A
– Continuous @ T _A = 25°C Limited by Wires	Ι _D	32	A
– Single Pulse (t _p = 10 μs)	Ι _D	110	A
Thermal Resistance – Junction-to-Ambient (Note 1) – Total Power Dissipation @ T _A = 25°C – Drain Current – Continuous @ T _A = 25°C	R _{θJA} P _D I _D	52 2.88 17.5	°C/W W A
Thermal Resistance – Junction-to-Ambient (Note 2) – Total Power Dissipation @ T _A = 25°C – Drain Current – Continuous @ T _A = 25°C	R _{θJA} P _D I _D	100 1.5 12.5	°C/W W A
Operating and Storage Temperature Range	T _J , T _{stg}	– 55 to 175	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T _J = 25° C (V _{DD} = 50 Vdc, V _{GS} = 10 Vdc, I _L = 15.5 Apk, L = 1.0 mH, R _G = 25Ω)	E _{AS}	120	mJ
Maximum Lead Temperature for Soldering Purposes, (1/8" from case for 10 s)	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. When surface mounted to an FR4 board using 0.5 sq in drain pad size.
- When surface mounted to an FR4 board using the minimum recommended pad size.




ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
24 V	4.1 mΩ @ 10 V	110 A









T110N2 = Device Code G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
$\begin{array}{l} \text{Drain-to-Source Breakdown }\\ (\text{V}_{GS}=0 \text{ V}, \text{ I}_{D}=250 \ \mu\text{A})\\ \text{Positive Temperature Coefficient}\\ \end{array}$	V _{(BR)DSS}	24	28 15		V mV/°C	
Zero Gate Voltage Drain Curre ($V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$) ($V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_J$	I _{DSS}			1.5 10	μΑ	
Gate-Body Leakage Current ($V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	I _{GSS}			±100	nA
ON CHARACTERISTICS (Not	e 3)					
Gate Threshold Voltage (Note $(V_{DS} = V_{GS}, I_D = 250 \ \mu A)$ Negative Threshold Temperate	V _{GS(th)}	1.0	1.5 5.0	2.0	V mV/°C	
$\begin{array}{l} \mbox{Static Drain-to-Source On-R} \\ (V_{GS} = 10 \ V, \ I_D = 110 \ A) \\ (V_{GS} = 4.5 \ V, \ I_D = 55 \ A) \\ (V_{GS} = 10 \ V, \ I_D = 20 \ A) \\ (V_{GS} = 4.5 \ V, \ I_D = 20 \ A) \end{array}$	R _{DS(on)}		4.1 5.5 3.9 5.5	4.6 6.2	mΩ	
Forward Transconductance (V	9FS		44		Mhos	
DYNAMIC CHARACTERISTIC	cs					
Input Capacitance		C _{iss}		2710	3440	pF
Output Capacitance	(V _{DS} = 20 V, V _{GS} = 0 V, f = 1.0 MHz)	C _{oss}		1105	1670	
Transfer Capacitance		C _{rss}		450	640	
SWITCHING CHARACTERIS	TICS (Note 4)					
Turn-On Delay Time		t _{d(on)}		11	22	ns
Rise Time	(V _{GS} = 10 V, V _{DD} = 10 V,	tr		39	80	
Turn-Off Delay Time	$I_{D} = 40 \text{ A}, \text{ R}_{G} = 3.0 \Omega$	t _{d(off)}		27	40	
Fall Time		t _f		21	40	
Gate Charge		QT	23.6	28	nC	
	(V _{GS} = 4.5 V, I _D = 40 A, V _{DS} = 10 V) (Note 3)	Q _{GS}		5.1		
		Q _{GD}		11		
SOURCE-DRAIN DIODE CH	ARACTERISTICS					
Forward On-Voltage		V _{SD}		0.82 0.99 0.65	1.2	V
Reverse Recovery Time		t _{rr}		36.5		ns
	(I _S = 30 A, V _{GS} = 0 V, dI _S /dt = 100 A/μs) (Note 3)	ta		30]
		t _b		25		
			1		1	1


Reverse Recovery Stored Charge


Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


Q_{rr}

0.048

μC










Figure 12. Thermal Response


ORDERING INFORMATION

Device	Package	Shipping [†]
NTD110N02RT4G	DPAK (Pb–Free)	2500 / Tape & Reel
STD110N02RT4G	DPAK (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE) CASE 369AA-01 **ISSUE B**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: INCHES.
 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS D3, L3 and Z.
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

 - PLANE H.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
Е	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29	BSC	
Н	0.370	0.410	9.40	10.41	
Г	0.055	0.070	1.40	1.78	
L1	0.108	108 REF 2.74 REF			
L2	0.020 BSC		C 0.51 BSC		
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Ζ	0.155		3.93		
	LE 2: I 1. GAT 2. DRA 3. SOU	IN			


4. DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS



IPAK CASE 369D-01

z

NOTES DIMENSIONING AND TOLERANCING PER 1. ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH. 2.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
в	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
κ	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
V	0.035	0.050	0.89	1.27
Ζ	0.155		3.93	

STYLE 2: PIN 1. GATE

2. DRAIN З. SOURCE

4. DRAIN

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILC does not convey any license under its patent rights or the rights of others. SCILC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications. intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative